

## Notice of References Cited

Application/Control No.

Belur V Keshavan

09/772,920

Applicant(s)/Patent Under Reexamination CLEVENGER ET AL.

Art Unit Examiner

2825

Page 1 of 1

## U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
_		US-5,529.953	06-1996	Shoda	438/644
		US-6,284,642 B1	09-2001	Liu et al.	438/622
_	В		12-2000	Jang et al.	438/638
	c	US-6,165,898	11-2001	Chen et al.	438/396
_	D	US-6,313,003 B1	11-2001	Givens	438/624
	E	US-6,319,813 B1	09-2000	Sugai	427/250
	F	US-6,123,992	09-2000	- Cugu.	
	G	US-	<del>                                       </del>		
	Н	US-	<del> </del>		
		US-			
	J	US-			
	K	US-			
	L	US-	<del> </del>		
	М	US-		FOREIGN PATENT DOCUMENTS	

## FOREIGN PATENT DOCUMENTS

+		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
_	N					
7	0					
7	P					
	Q					
	R					
	s					
┪	т					

## NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	S. Wolf, Silicon Processing For The VLSI ERA - 2, 1990, p194.
-	V	
	w	
	x	
1	1	11 1 OF 12 1 (SO MOLO F 707 05/a)

"A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.